


Laws of Form 50th Anniversary Conference
August 9, 2019
William Bricken
william@iconicmath.com

William Bricken
william@iconicmath.com





natural computing project
fundamental concepts
boundary logic research

$$\begin{aligned} (A \cap B) \cap C &= \\ ((A \cap B) \cap C) \cap D &= A \cap B \cap C \cap D \\ A \cap (B \cap C) &= A \cap B \cap C \end{aligned}$$

artificial intelligence programming
semiconductor optimization
circuit design generation
reconfigurable hardware design
innovative hardware design

$$(B) = (A()) (B (A()) (A ()))$$


$$\alpha, (\alpha \mid \neg \beta) \mid \neg \beta \longrightarrow ((\alpha) (\alpha) (\alpha) \beta) \beta$$

- 15 years of exploration within several companies,
focusing on work with Dick Shoap
- trying to find the most challenging applications for LoF logic
optimization of 100,000 logic gate benchmark and industrial circuit designs
- applications to computational software and silicon hardware only;
no philosophy, no pure mathematics, no infinite excursions
- pure boundary logic and technique only, no hybrid systems

The presentation is a **broad overview** that shows **technical applications** of LoF from

- software engineering
- logic optimization
- semiconductor design
- software/hardware co-design.

This presentation can be downloaded at iconicmath.com

com

Advanced Decisions Systems (1984-1988)

- intelligent software editor and behavioral query language
 - parallel deduction engines
 - artificial intelligence inference and contradiction maintenance
- logic engines

- propositional and predicate logic deduction engines
- combinational circuit synthesis and optimization
- circuit design generation
- form abstraction
- hardware/software design integration
- sequential circuit synthesis and optimization

hardware/software
co-design

- circuit design generation, mapping and routing
- abstraction, partitioning and layout optimization
- novel reconfigurable hardware architectures
- iconic logic optimizing compiler

design automation
and
hardware integration

design automation
and
hardware integration

Dedicated Funding

Interval Research Corporation

- Paul Allen's silicon valley research company, 1993-2000
- 50-80 researchers pursuing their own agendas
- \$80 million/year budget
- all research and development held in **trade secrecy**

The Natural Computing Project led by Dick Shoup

If you could redesign silicon computation, without concern for backward compatibility, what would you build?

- Foundational math and theory (15 person-years)
- Language and interface (15 person-years)
- Architecture and tools (15 person-years)
- Applications and commercialization (5 person-years)


LoF was the central organizing principle for

- design of new mathematical foundations for computation
- integration of interactive software tools
- development of visual specification languages
- construction of reconfigurable hardware architectures

Copyright © 2019 William M. Bricken. All rights reserved.

FUNDAMENTAL CONCEPTS

Peanuts



Copyright © 2019 William M. Bricken. All rights reserved.

New Foundations

Goals

- mathematics that directly supports formal verification
- hierarchical algebraic design language
- unification of hardware and software design
- formal verification of benchmark and industrial semiconductor designs

Logic engines

Bricken and Janney

← today

- propositional and predicate calculus engines
- distinction networks
- hierarchical and functional abstraction
- multilevel combinational and sequential circuit optimization

Transition analysis

Shoup and Furetek

- computation as signal propagation and change (vs objects and states)
- sequential and behavioral verification

Link theory

Etter and Shoup

- a general theory of formal structure
- connectivity defines information and independence

Copyright © 2019 William M. Bricken. All rights reserved.

Take Nothing Seriously

Empty containers permit the semantic use of syntactic non-existence.

() contains nothing on the inside.

Void has no properties and supports no relations.

Void-equivalence

(A ()) =

- forms and patterns can be equated to *void*

Void-substitution

(B (A ())) = (B)

- substitution of *void* for a void-equivalent form returns nothing to non-existence

Void-based pattern transformation

(B) = (A ()) (B (A ()) (A ()))

- void-equivalent forms can be **deleted at will**
- void-equivalent forms can be **constructed anywhere** throughout a form

~~~ The Principle of Void-Equivalence ~~~

*Void-equivalent forms are syntactically irrelevant and semantically inert.*

*but they can still be used to catalyze change*

Copyright © 2019 William M. Bricken. All rights reserved.

# Void-based Reasoning

Cartoon!



## Structure

- all forms are **containers**
- boundaries distinguish their contents
- contents are inherently **independent**
- logic boundaries are **semipermeable**
- many **multidimensional** options for representation

## Computational technique

- pattern-directed** structural transformation
- deletion** of irrelevant structure rather than collection of facts
- depth insensitive** operations across boundaries
- non-intrusive**, query-based identification of valid deletions
- proof** is reduction of form to *void*

*single concept, system<sup>6</sup>*  
contains, serves as  
a **ground**  
an **object**  
a **unary operator**  
a **binary relation**  
a **data structure**  
a **transformation pattern**  
*replication provides diversity*

*replication is the source of complexity*

Copyright © 2019 William M. Bricken. All rights reserved.

\* W. Bricken (2017). Distillation is Sufficient. *Cybernetics and Human Knowing*, 24(3-4), p.25-74.

# Parallel and Sequential Partitioning

Forms in the same container are **independent**.  
They **do not interact** and can be processed in parallel.



Parallel partitions are structured by **containment width**.

Forms nested within other forms are **structurally dependent**  
and require sequential processing.



Sequential partitions are structured by **containment depth**.


Copyright © 2019 William M. Bricken. All rights reserved.

# Boundary Permeability

**Impermeable** boundaries do not permit forms to cross.  
– a model for **numerics**


**Semipermeable** boundaries permit crossing in one direction only.  
– a model for **logic**

**Fully permeable** boundaries do not distinguish their contents.  
– a model for **imaginary forms**




Logic boundaries are **transparent to their context**.

Forms on the outside are arbitrarily present in every interior space.



**Pervasion**  $A \{A \ B\} = A \{B\}$

*curly braces denote any intervening structure*




By convention, the **semantic viewpoint** is on the outside.\*  
(If/2 are outside of the space of representation.)  
Crossing without permission changes intent.

Copyright © 2019 William M. Bricken. All rights reserved.

\* W. Bricken (1990). Inclusive Symbolic Environments, in K. Duncan & K. Kinsler (eds) *Proceedings of the 13th World Computer Congress*, v3, Elsevier Science, p.163-170.

# Syntactic Variety



Copyright © 2019 William M. Bricken. All rights reserved.

W. Bricken (2006). *Syntactic Variety in Boundary Logic*, in D. Barker-Pinner *et al.* (eds) *Diagram 2006*, LNCS 4053, Springer-Verlag, p.73-87.

# BOUNDARY LOGIC

## ALGORITHMS and RESEARCH

1977–2007: Hawaii, Palo Alto, Sausalito, Seattle

- algebraic theory development
- LISP implementation
- rigorous applications
- pragmatic applications
- application generalization
- visual and experimental languages

## Boolean and Boundary Logic

| DUAL<br>BOOLEAN                          | BOOLEAN            | BOUNDARY         |
|------------------------------------------|--------------------|------------------|
| TRUE                                     | FALSE              | $()$             |
| FALSE                                    | TRUE               | $(a)$            |
| NOT $a$                                  | NOT $a$            | $a\ b$           |
| $a$ AND $b$                              | $a$ OR $b$         | $(a\ b)$         |
| NOT ( $a$ AND $b$ )                      | NOT ( $a$ OR $b$ ) | $(a)\ b$         |
| NOT ( $(\text{if } b \text{ then } a)$ ) | IF $a$ THEN $b$    | $((a)(b))$       |
| $a$ OR $b$                               | $a$ AND $b$        | $(a\ b)((a)(b))$ |
| $a$ NOT EQUALS $b$                       | $a$ EQUALS $b$     |                  |

*The boundary logic “constant”:*  
*The boundary logic “function”:*  
*The boundary logic “relation”:*

$( )$   
 $(a)$   
 $(a)\ b$

*object and operator  
are subboxed  
by pattern*

## Algebraic Pattern-Equations

*Axioms*

$$(A\ ( )\ ) =$$

$$((A)) = A$$

$$A\ \{A\ B\} = A\ \{B\}$$

**Occlusion**

**Involution**

**Pervasion**

Spencer-Brown:

*void occlusion*

*reflection*

*extended generation*

*Curly braces* refer to *any* deeper intervening structure.

Each pattern proceeds from left to right by **deletion of structure**.  
There is **no analogy** in conventional mathematical technique.

*Useful Theorems*

*to manage structural tangles*

$$(A)\ \{B\ (A\ N)\} = (A)\ \{B\}$$

$$((A\ B)(A\ C)) = A\ ((B)(C))$$

$$((A\ (B))((A))) = (A\ B)\ ((A)(C))$$

**Subsumption**

**Distribution**

**Pivot**

*transposition*

## One-to-Many Mapping

One boundary form represents *many different conventional logic expressions*.  
A **one-to-many mapping** is necessary for one system to be *simpler*.  
The particular logical interpretation of a given boundary form is a *free choice*.

|                                                                      |                                                       |
|----------------------------------------------------------------------|-------------------------------------------------------|
| $( )$                                                                | $((a)(b))$                                            |
| 1                                                                    | $a$ AND $b$                                           |
| NOT $\emptyset$                                                      | $b$ AND $a$                                           |
| 1 OR $\emptyset$                                                     | NOT (NOT $a$ OR NOT $b$ )                             |
| $\emptyset$ OR 1 OR $\emptyset$                                      | NOT $a$ NOR NOT $b$                                   |
| $\emptyset$ NOR $\emptyset$                                          | NOT ( $a$ NAND $b$ )                                  |
| (NOT $\emptyset$ ) OR $\emptyset$                                    | $(a$ AND $b)$ OR $\emptyset$                          |
| (NOT $\emptyset$ ) OR $\emptyset$                                    | NOT ( $a$ NAND ( $\emptyset$ OR $b$ )) OR $\emptyset$ |
| NOT ( $\emptyset$ OR $\emptyset$ ) OR ( $\emptyset$ OR $\emptyset$ ) | NOT ( $b$ NOR $\emptyset$ ) OR NOT $a$ OR $\emptyset$ |
| ...                                                                  | ...                                                   |

$$\emptyset = \emptyset\ \emptyset\ \emptyset = \emptyset\ \emptyset\ \emptyset\ \emptyset\ \emptyset = \dots$$

*void*



# ARTIFICIAL INTELLIGENCE PROGRAMMING

1981–1988: Advanced Decision Systems & Stanford University

- propositional theorem prover
- intelligent program editor (semantic debugger for Ada)
- behavioral query language
- LoF-based programming language
- software optimization
- AI inference engine
- inference with contradictions
- asynchronous parallel computation (Intel Hypercube)

Copyright © 2019 William M. Bricken. All rights reserved.

## Executable Code

This **very efficient LISP code** implements *Deletion* and *Involution* recursively to simplify and evaluate logic expressed as parens forms. **Readability is achieved by renaming common LISP functions.**

(instructions–to–apply–atomic–deletion–reduction  
(with–only (form)  
(take–these–steps  
(if–its–an–atom form) form)  
(if–theres–a–ground–mark–inside–the form) nothing)  
(if–its–a–compound form)  
(simplify  
(the–result–of  
(the–simplification–of–each–part–of–the) form)))  
(if–its–an–atom (inside–of–the form)) form)  
(if–theres–a–ground–mark–inside–the (inside–of–the form)) ground–mark)  
(if–the–contents–are–compound form)  
(simplify  
(the–container–of  
(the–result–of  
(the–simplification–of–each–part–of–the) (inside–of–the form))))  
(otherwise (apply–atomic–deletion–reduction  
(to–whats–in–the–double–container–of–the form))))))

Copyright © 2019 William M. Bricken. All rights reserved.

## LoF Deductive Engines

Pure boundary logic data structures and algorithms.

### First-order Logic

- predicate calculus with quantification
- built-in theory of equality
- skolemization, unification, demodulation
- **Boolean minimization** and symmetry detection
- selected domain theories

*used for code optimization  
rather than theorem proving*

### Configurable Computation


- partial case analysis, partial function evaluation
- generate counter-examples if possible
- identify parallel and sequential components
- **parallel propositional logic** implemented on a 16-core processor

### Inconcurrency Maintenance

- capture, isolate and use contradiction without degradation

Copyright © 2019 William M. Bricken. All rights reserved.

## Asynchronous Parallel Deduction Engine (1987)



W. Bricken and E. Gulliksen (1989). An Introduction to Boundary Logic with the Loop Deductive Engine. *Future Computing Systems* 2(4), p.1-77.

Copyright © 2019 William M. Bricken. All rights reserved.




# SEMICONDUCTOR OPTIMIZATION

1994–2000: Interval Research Corporation & Seattle University

- Boolean satisfiability, Boolean minimization
- predicate calculus deductive engine
- combinational and sequential circuit optimization (area and delay)
- mapping to reconfigurable hardware

## Distinction Networks

*A distinction network (dnet) circuit propagates disconnections.*




4-bit Magnitude Comparator with enables


```
((eq 1) (gt 2) (lt 3))
((1 ((1) (a (b)) (b (a)) (c (d)) (d (c)) (e (e)) (f (e)) (g (b)) (h (g)) )
2 ((1 ((1) (g (b)) (h (a)) (e (e)) (f (e)) (c (d)) (a (b)) (d (c))))) )
3 ((1 ((1) (h (g)) (g (b)) (f (e)) (e (f)) (d (c)) (b (a)) (c (d))))) ) )
```

*fully expanded*


## Circuit Structures in Boundary Logic




$((a ((b)(c)))$



$((d)(a b c))$



$((b c d) ((a)(b)(c)))$



$sum = (carry (a b))$   
 $carry = ((a)(b))$

## Structure Sharing

*Multilevel circuits fanout from logic gates to share computational resources.*

Fanout is represented by the number of references to a particular dnet cell.

### Distinction network format

- Each row is a *cell*.
- A cell consists of a label and a boundary logic form.
- Letters are input labels.
- Numbers are cell labels.
- To expand a cell, *substitute a form for a label*.
- The circuit is *technology mapped* when the form in each cell matches a library form.

### Technology library


{ INV, NOR2, AND2, OR3, OR5 } fanout = 3  
{ A, A B, ((A)(B)), ((A B C)), ((A B C D E)) }

```
((eq 12) (gt 34) (lt 39)) -- output pins
((1 ((a)) ) )
((2 ((b)) ) )
((3 ((c)) ) )
((4 ((d)) ) )
((5 ((e)) ) )
((6 ((f)) ) )
((7 ((g)) ) )
((8 ((h)) ) )
((9 ((i)) ) )
((10 ((j)) ) )
((11 ((k)) ) )
((12 ((l)) ) )
((13 ((m)) ) )
((14 ((n)) ) )
((15 ((o)) ) )
((16 ((p)) ) )
((17 ((q)) ) )
((18 ((r)) ) )
((19 ((s)) ) )
((20 ((t)) ) )
((21 ((u)) ) )
((22 ((v)) ) )
((23 ((w)) ) )
((24 ((x)) ) )
((25 ((y)) ) )
((26 ((z)) ) )
((27 ((aa)) ) )
((28 ((ab)) ) )
((29 ((ac)) ) )
((30 ((ad)) ) )
((31 ((ae)) ) )
((32 ((af)) ) )
((33 ((ag)) ) )
((34 ((ah)) ) )
((35 ((ai)) ) )
-- OR3 gates
((1 ((a)) ) )
((2 ((b)) ) )
((3 ((c)) ) )
((4 ((d)) ) )
((5 ((e)) ) )
((6 ((f)) ) )
((7 ((g)) ) )
((8 ((h)) ) )
((9 ((i)) ) )
((10 ((j)) ) )
((11 ((k)) ) )
((12 ((l)) ) )
((13 ((m)) ) )
((14 ((n)) ) )
((15 ((o)) ) )
((16 ((p)) ) )
((17 ((q)) ) )
((18 ((r)) ) )
((19 ((s)) ) )
((20 ((t)) ) )
((21 ((u)) ) )
((22 ((v)) ) )
((23 ((w)) ) )
((24 ((x)) ) )
((25 ((y)) ) )
((26 ((z)) ) )
((27 ((aa)) ) )
((28 ((ab)) ) )
((29 ((ac)) ) )
((30 ((ad)) ) )
((31 ((ae)) ) )
((32 ((af)) ) )
((33 ((ag)) ) )
((34 ((ah)) ) )
((35 ((ai)) ) )
-- OR5 gates
((1 ((a)) ) )
((2 ((b)) ) )
((3 ((c)) ) )
((4 ((d)) ) )
((5 ((e)) ) )
((6 ((f)) ) )
((7 ((g)) ) )
((8 ((h)) ) )
((9 ((i)) ) )
((10 ((j)) ) )
((11 ((k)) ) )
((12 ((l)) ) )
((13 ((m)) ) )
((14 ((n)) ) )
((15 ((o)) ) )
((16 ((p)) ) )
((17 ((q)) ) )
((18 ((r)) ) )
((19 ((s)) ) )
((20 ((t)) ) )
((21 ((u)) ) )
((22 ((v)) ) )
((23 ((w)) ) )
((24 ((x)) ) )
((25 ((y)) ) )
((26 ((z)) ) )
((27 ((aa)) ) )
((28 ((ab)) ) )
((29 ((ac)) ) )
((30 ((ad)) ) )
((31 ((ae)) ) )
((32 ((af)) ) )
((33 ((ag)) ) )
((34 ((ah)) ) )
((35 ((ai)) ) )
```

## Evaluation by Occlusion

*sufficient for evaluation*

**Occlusion**  $(A()) =$




Inputs are either **deleted** ( $\emptyset$ ) or **asserted** as a distinction (1).

Evaluation is **asynchronous** and **strongly parallel**.

Copyright © 2019 William M. Bricken. All rights reserved.

## Path Deletion by Pervasion



Reducing *reconvergence* simplifies timing.


Copyright © 2019 William M. Bricken. All rights reserved.

## Distinction Network Optimization

*sufficient for reduction*


**Occlusion**

$(A()) =$




**Involution**

$((A)) = A$



**Pervasion**

$A \{A B\} = A \{B\}$



*Communication between nodes is local with no global coordination.*

Transformation is **asynchronous** and **strongly parallel**.

We, Bricken (1995). Distinction Networks, in: I. Waskowski (ed.) (eds) *Advances in Artificial Intelligence*, Springer, p.35-48.

Copyright © 2019 William M. Bricken. All rights reserved.

## Technical EDA Issues

### Circuit design industry (Electronic Design Automation)

- 400,000 engineers in US
- \$400 billion/year industry
- VLSI design: more than 1 million logic gates
- computational circuits over 50 billion transistors
- memory units over 1 trillion transistors

### VLSI: Very Large Scale Integration of semiconductor chips

- delay minimization and global optimization
- **verification** and equivalence testing
- technology mapping to different libraries and architectures
- symmetry detection and abstraction
- **timing** and synchronization
- **power** consumption
- fault tolerance
- **manufacturability** and yield


### Resistance to change

- existing tools are excellent
- *Disruptive technologies can cost more in retraining than they gain in performance*


Copyright © 2019 William M. Bricken. All rights reserved.




## Current Techniques (4-bit comparator)



*two-level logic (PLA)*  
Pattern:  $A (B)(C) \Rightarrow (A B)(A C)$



*multiplexor logic (MUX)*  
Pattern:  $((A A) B) (A C C)$



*binary decision diagram (BDD)*  
Pattern: *occlusion paths*

Copyright © 2019 William M. Bricken. All rights reserved.


## CIRCUIT DESIGN GENERATOR

1999-2002: Interval Research Corporation & BTC


- logic synthesis (area and delay)
- technology mapping
- design exploration, abstraction, partitioning

Copyright © 2019 William M. Bricken. All rights reserved.


## Multilevel Structural Optimization




*EDA software generated design*



*remove redundancy*  
Pattern:  $A (A B) \Rightarrow A (B)$




*reduce recurrence*  
Pattern:  $((A B)(A C)) \Rightarrow A ((B)(C))$




*reduce fanout*  
*boundary logic optimized design*

Copyright © 2019 William M. Bricken. All rights reserved.


## Technology Mapping




*specific library, fanin = 2, fanout = 3*  
Library: { NOR2, OR2, NAND2, AND2, XOR2 }  
Pattern:  $(A B C D) \Rightarrow (((A B)) ((C D)))$



*reduced critical timing path, fanout = 4*  
Library: { INV, NOR2, NOR3, NOR4, NOR5 }  
Pattern:  $(A ((B)(C))) \Rightarrow (A B)(A C)$



*3 gate pipeline, fanin = 2*  
Library: { INV, NOR2, OR2 }  
Pattern:  $(A (B (C (D (E (F))))))$



*4-input look-up tables*  
Library: { 4LUT }  
Pattern:  $(A (B (C (D (E))))))$

Copyright © 2019 William M. Bricken. All rights reserved.



# Logic Block Architecture


*hierarchical pipelined multilevel logic*

Hundreds of conventional circuits expressed as sheets were *statistically analyzed for common patterns of Abstraction*.

Cells are designed to cover dnet patterns.

Each cell can be *dynamically reconfigured* to the functionality of about *2.5 conventional logic gates*.

Each block coordinates 80 cells as *a single unified timed logic element*.



2004 wire technology: **130  $\mu\text{m}$**   
2004 block area: **16,000  $\mu\text{m}^2$**  (016 mm<sup>2</sup>)  
2004 gate density: **12,000 gates/mm<sup>2</sup>**

2019 wire technology: **7  $\mu\text{m}$**   
2019 block area: **30  $\mu\text{m}^2$**   
2019 gate density: **6,000,000 gates/mm<sup>2</sup>**

Copyright © 2019 William M. Bricken. All rights reserved.

# Reconfigurable Chip Architecture

*2019 technology is 300 times smaller*

**Co-designed** software specification and hardware layout using *abstraction patterns*


**Fine-grain control** of logic/routing trade-offs

**Synchronized timing** eliminates timing analysis  
2004 delay: 1.8 ns per block, *any logic*

2.7 ns across chip, *any location*

**Regular cell structure** for ease of fabrication

- one block = 200 ASIC gates
- one block-neighborhood = 3,200 ASIC gates
- chip area: 7 x 7 mm = 49 mm<sup>2</sup>




2004 chip: **32 block-neighborhoods provide 100,000 logic gates**  
2019 chip: **10,000 neighborhoods provide 30,000,000 logic gates**

Copyright © 2019 William M. Bricken. All rights reserved.

# Place and Route

**5-bit adder**



Optimization, layout and routing generated by applying  
*simple boundary pattern transformations*.

Copyright © 2019 William M. Bricken. All rights reserved.

# INNOVATIVE HARDWARE DESIGN (alternative dnet architectures)


1997-2005: Interval Research Corporation & Unary Computers

- exotic architectures
  - bit-stream circuit simulator
  - boundary logic RISC instruction set
  - inverting bar architecture
  - reconfigurable occlusion array
  - reconfigurable computation mesh

Copyright © 2019 William M. Bricken. All rights reserved.

# Reconfigurable Occlusion Array

4-bit magnitude comparator



like a Peabody machine

**Occlusion**  
 $(A()) =$

unary rather than binary

*Diets are implemented as a spatial array of disjunctions.*

**Writing is virtual.** Connectivity is a threaded array of disconnection locations.

**Change is virtual.** Disconnection is recorded by making a memory cell.

**Timing is virtual.** Terminates when all output distinctions are marked.

Copyright © 2019 William M. Bricken. All rights reserved.

## Conclusion

We have been developing the **theory and application** of boundary mathematics for two decades.

The extent to which boundary techniques differ from well known forms of mathematics is both a major **political challenge** and a significant technical **advantage**.

This presentation has emphasized **boundary logic**. There are equally interesting developments in **imaginary and re-entrant boundary forms** and in **boundary numerics**.



Copyright © 2019 William M. Bricken. All rights reserved.

# Reconfigurable Computational Mesh

**Use memory architecture for computation.**

*The spatial configuration of memory bits is the circuit.*

**New circuits are built as quickly as memory WRITE and run as fast as memory READ.**



**DRAM crosspoint**

- standard memory cell
- **WRITE** to configure circuit
- **READ** to run circuit

optimized 4-bit comparator

Copyright © 2019 William M. Bricken. All rights reserved.

THANK YOU!

[william@iconicmath.com](mailto:william@iconicmath.com)

recent work: ICONIC ARITHMETIC



NEW 2018



NEW 2019



COMING 2020

Copyright © 2019 William M. Bricken. All rights reserved.